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Macromodelling of differential drivers
I.S. Stievano, I.A. Maio and F.G. Canavero
Abstract: The development of macromodels of differential drivers for the prediction of the
analogue operation of very high-speed digital communication links is explored. The macromodels
are mathematical relations hiding the information on the internal structure of devices; they are
estimated from port device responses and can be easily implemented in any circuit or analogue
mixed-signal simulator as SPICE-like subcircuits or VHDL-AMS code descriptions. Accuracy
and efﬁciency are assessed by applying the modelling procedure to actual devices.
1 Introduction
Low voltage differential signalling (LVDS) is to be
established as the dominant standard for on-board and off-
board high-performance data links [1–3]. It allows extre-
mely high data rates, in the order of one Gbps, along with
reduced electromagnetic interference effects and reduced
power dissipation. In order to simulate the operation of
LVDS links for the assessment of signal integrity (SI) and
electromagnetic compatibility (EMC) problems, suitable
behavioural models (or macromodels) of differential
drivers and receivers are needed. The macromodels must
be efﬁcient and accurate enough to handle the complexity
of actual simulation problems and to yield reliable predic-
tions of sensitive effects such as crosstalk or radiation.
A common approach to the modelling of devices is via
simpliﬁed equivalent circuit representations, in which the
information on the internal structure of the device is used
to devise a simpliﬁed equivalent circuit. The equivalent
circuit is composed of various blocks, accounting for a
speciﬁc static or dynamic effect. A well-known example
is provided by the input/output buffer information speciﬁ-
cation (IBIS) [4], which has been established as a standard
for the description of the ports of a digital integrated circuit
(IC), leading to a large availability of device descriptions
and commercial tools handling models based on IBIS.
When properly designed and estimated, IBIS models for
regular devices have been proven to be accurate enough
for the simulation problems at hand. Recent advances on
the modelling of differential driver models based on IBIS
can be found in the work of Hegazy and Korany [5] and
Muranyi [6]. However, the growing complexity of recent
devices and their enhanced features such as pre-emphasis
and speciﬁc control circuitry demands for more and more
reﬁnements of the basic equivalent circuits, and calls for
the present version of IBIS to include external models.
Such an extension is known as the IBIS multilingual exten-
sion, and allows the inclusion of models in different
possible languages such as SPICE or VHDL-AMS.
Within this framework, this paper proposes a possible
modelling alternative based on mathematical relations and
circuit theory, with the aim of reproducing the electrical
behaviour of device ports, without any use of physical
insights and of equivalent circuit representations. The
advantage of this approach relies in the ﬂexibility of the
equation descriptions with respect to the circuit represen-
tation. In particular, the parasitic effects and some of the
exotic effects inherent to the nonlinearity of devices are
difﬁcult to capture if we have at our disposal only capaci-
tors, inductors and resistors (even if nonlinear). On the con-
trary, equations allow us to better ﬁt the complex behaviour
of components. Besides, the proposed macromodels can be
easily implemented in any simulation tool.
2 LVDS devices and their model structure
The output buffers of LVDS drivers operate via current
steering techniques, as shown in Fig. 1. Two voltage-
controlled current source devices are used to provide the
current sent to and drawn from resistor Rr at receiver
input terminals. When switches A are closed, ir is positive,
whereas when switches B are closed ir is negative, and the
voltage across receiver input terminals changes polarity.
In actual applications, output buffers may contain matching
resistors across the output terminals and control subcircuits
to ensure proper output current and voltage values over
possible process, supply voltage and temperature variations
(e.g. see the work of Boni et al. [7], Young [8] and Gabara
et al. [9] for possible implementations of control circuits).
In ﬁxed logic state, the ideal LVDS output buffer of Fig. 1
can be considered as a three-terminal circuit element
characterised by constitutive relations (which we call sub-
models) of the form
i1 ¼ i1Hðv1;v2Þ
i2 ¼ i2Hðv1;v2Þ
 
i1 ¼ i1Lðv1;v2Þ
i2 ¼ i2Lðv1;v2Þ
 
ð1Þ
where H and L denote the HIGH and LOW logic state,
respectively, and the output currents are allowed to be func-
tions of both terminal voltages to take into account variants
of the buffer basic scheme with internal resistor and control
circuits. As an alternative, the above submodels can be
expressed in terms of different variables obtained as linear
combinations of port voltages v1 and v2. A typical set of
alternative variables are the common mode voltage
vc ¼ (v1 þ v2)/2 and the differential voltage vd ¼ (v1 2 v2).
A complete macromodel describing state switching from
steady-state operation can be obtained by combining the
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IET Circuits Devices Syst., 2007, 1, (1), pp. 34–40 34submodels (1) by means of time-varying weighting coefﬁ-
cients, as already proposed in the work of Stievano et al.
[10, 11] for the case of single-ended devices. Such a com-
bined two-piece model writes
i1 ¼ w1HðtÞi1Hðv1;v2Þþw1LðtÞi1Lðv1;v2Þ
i2 ¼ w2HðtÞi2Hðv1;v2Þþw2LðtÞi2Lðv1;v2Þ
 
ð2Þ
where wnH and wnL, n ¼ 1, 2, are the weighting coefﬁcients
accounting for logic state transitions. It is ought to remark
that representation (2) approximates the external device
behaviour including the information on state transitions
without assumptions on the device internal structure.
The problem is then to devise suitable relations for the
submodels of (1), to estimate their parameters and estimate
the weighting coefﬁcients of (2). A straightforward
approach is to represent inH and inL by a sum of a static
mapping and a (possibly nonlinear) relation taking into
account dynamic effects, as discussed in the work of
Stievano et al. [11]. The representation of inH(v1, v2)i s
i1Hðv1;v2Þ¼^ {1Hðv1;v2Þþ  {1H v1;v2;
d
dt
  
i2Hðv1;v2Þ¼^ {2Hðv1;v2Þþ  {2H v1;v2;
d
dt
  
8
> > > <
> > > :
ð3Þ
where ^ ı1H and ^ ı2H are the static characteristics of currents i1
and i2 for the driver forced in the ﬁxed HIGH logic state and
ı ¯1H and ı ¯ 2H are the dynamic submodels. Similar equations
occur for inL(v1, v2) of (2).
Model representations deﬁned by parametric relations
can be effectively used for the dynamic terms in (3). This
choice comes from the well-established theory of system
identiﬁcation that uses parametric relations for approxi-
mating the nonlinear dynamic behaviour of almost any
nonlinear dynamical system. A complete review of possible
representations as well as the methods for estimating their
parameters can be found in the work of Sjo ¨berg et al. [12].
Under the simpliﬁed assumption of dealing with devices
with dynamic behaviour dominated by linear capacitive
effects, the dynamic terms in (3) can be simply replaced
by linear parametric models involving the sole derivatives
of the port voltages only, that is
  {1H ¼ a11H
dv1
dt
þ a12H
dv2
dt
  {2H ¼ a21H
dv1
dt
þ a22H
dv2
dt
8
> <
> :
ð4Þ
where the coefﬁcients a are constant. Of course, the
dynamic submodels ı ¯1L and ı ¯2L take the same structure as
(4), with different constants.
Submodels representation deﬁned by (3) and (4) approxi-
mates the port constitutive relations and includes both static
and dynamic coupling effects between the terminal vari-
ables without any speciﬁc assumption on the internal struc-
ture of device. Besides, if needed, the linear capacitive
relation (4) can be improved and replaced by an arbitrary
nonlinear parametric model when this simpliﬁed assump-
tion is not met [10, 12].
Both the static mapping and the dynamic part can be
estimated from currents caused by suitable test sources con-
nected to driver output terminals, as in Fig. 2. The static map-
pings can be readily derived by means of DC analyses. Of
course, the terminal voltage swings applied by test sources
should correspond to differential and common mode
voltage variations within limits speciﬁed by the LVDS stan-
dard. The dynamic parts, instead, can be estimated from tran-
sient responses i1(t)a n di2(t) (e.g. those caused by large fast
variations of sources of the estimation setup of Fig. 2)b y
matching the submodel responses to the recorded ones. As
an example, the estimation of the linear parameters of (4)
is achieved by recording the current responses, while the
driver is forced in the HIGH logic state. The recorded port
voltage and current waveforms are sampled using a sampling
period T on the order of
1/10–
1/20 of the port switching time,
leading to the sequences fi1(k), i2(k), v1(k), v2(k)g, k ¼ 1, ...,
N.S u c hs e q u e n c e sa r et h e nu s e di n( 3 )a n d( 4 )b yr e c a s t i n g
those equations in terms of a linear least squares problem
as follows
i1ð1Þ ^ {1Hðv1ð1Þ;v2ð1ÞÞ
   
i1ðNÞ ^ {1Hðv1ðNÞ;v2ðNÞÞ
i2ð1Þ ^ {2Hðv1ð1Þ;v2ð1ÞÞ
   
i2ðNÞ ^ {2Hðv1ðNÞ;v2ðNÞÞ
2
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3
7 7 7 7 7 7 5
¼
M 0
0 M
   a11H
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2
6 6 4
3
7 7 5 ð5Þ
Fig. 1 Generic structure of a LVDS driver and its relevant
electric variables
Fig. 2 Common setup for both the estimation of the static
characteristics and the dynamic behaviour of the LVDS device of
Fig. 1 in the HIGH logic state
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M ¼
dv1
dt
ð1Þ
dv2
dt
ð1Þ
       
dv1
dt
ðNÞ
dv2
dt
ðNÞ
2
6 6 4
3
7 7 5 ð6Þ
and the differential operator in (6) is replaced by a
difference operator (e.g. dx/dt(k) ’ (1/T)[x(k)2 x(k2 1)]).
Once the submodels i1H, i1L and i2H, i2L in (2) are
completely deﬁned and their parameters estimated, the
weighting signals w1H(t), w1L(t) and w2H(t), w2L(t) must
be computed by means of the procedure reported below.
For the sake of simplicity, the following discussion is
based on the ﬁrst equation in (2), that is, on the macromodel
for the current i1 only. The same procedure is used for the
macromodel for the current i2.
(i) The device port voltage and current responses are
collected while the driver is connected to one (or more
than one) reference load and is forced to produce a single-up
(bit stream ‘0111 ...’) and a single-down (bit stream
‘1000 ...’) state transitions. As an example, Fig. 3 shows
the test setup for the generation of the port transient
responses for the up transition event.
(ii) The elementary up, w1H" and w1L", and down, w1H#
and w1L#, weighting coefﬁcients are computed via linear
inversion of the model equation (2) from the device port
responses recorded during the previous transition events.
For the example setup of Fig. 3, the driver is directly con-
nected to the input port of the transceiver that will be
used in a real application of the device. For the sake of sim-
plicity, only one load is considered and the assumption
w1L" ¼ (1 2 w1H") is exploited. Under the above con-
ditions, (2) becomes
i1uðtÞ ’ w1H"ðtÞi1H v1u;v2u;
d
dt
  
þð 1   w1H"ðtÞÞi1L v1u;v2u;
d
dt
  
ð7Þ
and the basic weighting coefﬁcient w1H" is computed by
direct inversion of (7).
(iii) The complete weighting coefﬁcients w1H and w1L
accounting for a speciﬁc logic activity of the driver are
obtained by generating a sequence in time by juxtaposition
of part of the elementary weighting coefﬁcients of up and
down transitions (e.g. see Fig. 4, where the basic coefﬁ-
cients are concatenated for the generation the bit stream
‘01001110 ...’).
3 Macromodel implementations
The standard procedure to use models based on equations,
(2)–(4) in circuit simulation environments, is to convert
them into an equivalent circuit and implement it as a
SPICE-like subcircuit. Such a conversion and implemen-
tation is a standard procedure, and is based on current-
controlled sources for the static submodels of (3), and on
C elements and possible controlled source components for
the dynamic parts. However, it is worth noting that the
basic keywords available in any SPICE-type simulator do
not allow to easily implement the juxtaposition of the
elementary weighting coefﬁcients of up and down tran-
sitions as shown in Fig. 4. Owing to this, the possible
sources that implement the weighting coefﬁcients in (2)
must be computed ofﬂine for a predetermined bit pattern.
They must include all the evolution of the weighting
signals for the predetermined bit stream, leading to large
model sizes for a large number of bits.
On the other hand, the recent interest and availability of
integrated analogue mixed-signal simulation tools drove
the attention to other possible model descriptions via
metalanguages such as Verilog-AMS or VHDL-AMS.
Such tools allow the simulation of the analogue propagation
paths between drivers and receivers, possibly including the
interaction between the internal functional part of the IC
and the analogue output ports of buffers driving the external
interconnects. Besides, they greatly facilitate the juxtaposi-
tion of the elementary weighting sequences since they
include commands for logical operation. A detailed descrip-
tion of the VHDL-AMS language is out of the scope of this
paper and can be found in [13, 14].
It is worth noting that both the SPICE-based and
VHDL-AMS implementations can be effectively used in
most commercial tools for SI/EMC since they accept
IBIS descriptions of ICs as a standard way for the inclusion
of devices models into them, and the IBIS multilingual
extension allows the freedom to provide external and
enhanced device models in different formats.
4 Application examples
In this section, the proposed modelling approach is demon-
strated on two different example devices deﬁned by detailed
transistor-level models, which are assumed as the reference
models hereafter. Reference models are used to compute
the responses needed for the estimation of macromodel
parameters and for model validations. All the required
responses are computed by means of HSPICE. Both the
examples are addressed by the model representation (4)
Fig. 4 Example elementary weighting coefﬁcients w1H",w 1L" for
the up state transition and w1H#,w 1L# for the down state transition
(top panel)
Weighting coefﬁcients w1H and w1L obtained as juxtaposition of the
elementary weighting coefﬁcients for the generation of the bit
pattern ‘01001110’
1
2
v2u(t)
v1u(t)
i1u(t)
i2u(t)
Fig. 3 Test setup for the generation of the transient waveforms
used for the computation of the basic weighting coefﬁcients
w1H",w 1L# in (7)
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subcircuits and as VHDL-AMS code descriptions. For the
latter case, the Mentor Graphics ICX Ver. 3.2 simulation
tool is used for the simulation of driver macromodels. The
ICX tool allows the description of IC ports by means of
the IBIS speciﬁcation, with the inclusion of externally
speciﬁed models, as outlined in Section 2. The examples
considered in this study are a plain differential driver and
an enhanced driver exploiting a control mechanism to
reduce the ﬂuctuations of the common mode voltage
around a reference voltage. Some results on the application
of the proposed methodology to complex devices with pre-
emphasis can be found in the work of Stievano et al. [15].
4.1 Example 1
The ﬁrst modelled device is the Fairchild FIN1001
(Vdd ¼ 3.3. V) LVDS High Speed Differential Driver,
whose HSPICE encrypted transistor-level model is avail-
able at www.fairchildsemi.com. This device behaves like
a plain differential driver (see Fig. 1) without internal
matching resistors or control mechanisms.
For the macromodel estimation, both the static and the
dynamic parts of (4) are computed through the procedure
discussed in the previous section. As an example, Fig. 5
shows the static characteristic ^ ı1H(v1, v2). In order to facili-
tate the model implementation, the static characteristics
ı ˆ1H and ı ˆ2H, which are known as sets of sampled DC
curves, are approximated by suitable analytical expressions
(i.e. sigmoidal expansions in this case [12, 16, 17]). The
dynamic parts are obtained from the port current responses
i1 and i2 to independent Gaussian noise sources v1 and v2
connected as in Fig. 2 with mean value equal to the
nominal common mode voltage (e.g. 1.25 V) and 10 mV
amplitude standard deviation. As an example, Fig. 6
shows the voltage waveform of the Gaussian source v1(t)
and the device port response i1(t) computed by the reference
transistor-level model of the example device and by the esti-
mated macromodel. The waveform of the source v2(t), not
shown in Fig. 6, is just a different realisation of the same
gaussian noisy signal used for v1. The unknown coefﬁcients
deﬁning the dynamic part of the model are obtained from
the curves in Fig. 6 by solving the standard linear
least squares problem (5). The estimated values of the
unknown coefﬁcients of (5) are fa11H, a12H, a21H, a22Hg ¼
f21.775, 20.125, 0.125, 1.785g pF and fa11L, a12L,
a21L, a22Lg ¼ f21.769, 20.109, 0.109, 1.729g pF. In
addition, the linearity of the dynamic part has been veriﬁed
by applying noisy signals with amplitude on the order of
the full voltage swing of 350 mV speciﬁed by the LVDS
standard. Fig. 7 shows the comparison between the refer-
ence and the predicted responses of the current i1(t) com-
puted for the same test case of Fig. 2 where the standard
deviation of the two Gaussian sources has been increased
to 100 mV. The weighting coefﬁcients are computed as
described in the previous section, by means of switching
experiments while the device is connected to the input
Fig. 5 Static characteristic ı ˆ1H(v1,v 2) for Example 1 driver
forced in the HIGH logic state
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0
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 t   ns
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Fig. 7 Device port response i1(t) computed when Example 1
driver is connected as in Fig. 2 where the voltage sources are inde-
pendent Gaussian noise sources with mean value of 1.25 V and
standard variation of 100 mV
Solid line: reference; dashed line: macromodel
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v2(t)V
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vd(t)V
Fig. 8 Output port voltages v1(t), v2(t) (top panel) and differen-
tial voltage vd(t) (bottom panel) computed for Example 1 driver
connected to a 50 V differential resistor and producing a bit
stream ‘010’
Solid line: reference; dashed line: macromodel
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Fig. 6 Gaussian source v1(t) applied to Example 1 device port
terminal as in Fig. 2 for the estimation of the coefﬁcients for the
dynamic part of the model (top panel)
Driver response i1(t)
Solid line: reference; dashed line: macromodel
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of the device.
In order to validate the complete macromodel, two
different simulation test cases are considered. The ﬁrst
test circuit is composed of the modelled device driving a
50 V differential resistor with a logic HIGH pulse. For
this test case, Fig. 8 shows the reference and macromodel
responses of the output terminal voltages v1(t), v2(t) and
of the differential voltage vd(t).
The accuracy of the proposed macromodel has been quan-
tiﬁed by computing the timing error and the maximum rela-
tive voltage error. The timing error is deﬁned as the
maximum delay between the reference and the macromodel
differential voltage responses measured for the zero voltage
crossing. For the test cases illustrated in Fig. 8,t h e
maximum timing error is 15 ps. The maximum relative
voltage error is computed as the maximum error between
the reference and macromodel voltage responses divided by
the nominal voltage swing of 350 mV. For the previous vali-
dation case, the maximum relative error turns out to be 5.4%.
The second test circuit consists of the more realistic
case shown in Fig. 9 where the driver is connected to a
coupled transmission line (common mode impedance
Zc ¼ 50 V, differential mode impedance Zd ¼ 100 V, line
length 0.15 m, vo ¼ 2.5   10
8 m/s, ve ¼ 2.6   10
8 m/s)
loaded by an R ¼ 50 V differential resistor. The data
pattern used for this study is a 2048 bit-long sequence
with 2 ns bit time and jitter error uniformly distributed in
the range [2100, 100] ps. For this test case, Fig. 10 shows
the reference and macromodel responses of the far-end
differential voltage vr(t), for a duration of 35 ns, picked at
random along the simulation of the entire bit pattern. The
macromodel response is obtained either by using the
HSPICE and the VHDL-AMS implementations of the
macromodel. Also in this realistic situation, a very good
agreement between the reference and macromodel
responses is achieved. In order to quantify the maximum
errors in the predicted waveforms, the complete eye dia-
grams derived from both the reference and predicted wave-
form of vr(t) are compared, as shown in Fig. 11. Such a
comparison is done by computing the eye apertures DT
and DV deﬁned as in Fig. 11. Plots of DT against DV are
shown in Fig. 12, where, for every value of DV, the differ-
ence of the corresponding DTs quantiﬁes the error in the eye
opening caused by the use of approximate waveforms. The
above comparison highlights that the openings of eye dia-
grams obtained from simulations with macromodels are
within 1–2% of openings from reference simulations for
the entire 2048 bit long sequence.
Finally, macromodel efﬁciency is assessed by the
speed-up factor of the different implementations of
Example 1 driver macromodel with respect to the CPU
time required by the simulation of the reference transistor-
level model of the driver. Table 1 collects the ﬁgures of
the efﬁciency comparison for the computation of eye
diagram of Fig. 11, thus highlighting the efﬁciency of the
proposed macromodel implemented in either SPICE or
VHDL-AMS. Since we used different simulation environ-
ments running on different machines, for a fair comparison,
every CPU time has been normalised to the CPU time for
the simulation of a simple RC circuit in the same simulation
setup. From the comparison carried out in this study, it is
vd vr
1
2
3
4
R
Fig. 9 Application test circuit for the validation of Example 1
driver
50 55 60 65 70 75 80
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0.4
 t   ns
vr(t)V
Fig. 10 Differential voltage waveform vr(t) computed for
Example1 driver producing a 2048 long bit stream
The driver is connected to a distributed load as shown in Fig. 9 (see
text for details)
Solid line: reference; dashed line: macromodel
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Fig. 11 Eye diagram arising from the reference and predicted
waveforms vr(t) of the test case of Fig. 9 and deﬁnition of the
eye opening parameters DV and DT
Fig. 12 Eye opening parameter values (deﬁned in Fig. 11) for
the eye diagrams of waveforms vr(t) of Fig. 11
Solid thin line: reference; dashed thick line: macromodels
Table 1: Speed-up factor introduced by different
implementations of Example 1 driver macromodel
w.r.t. CPU time for simulation of the reference
transistor-level model of the driver for computation
of the eye diagrams of Fig. 11 (see text for more
details)
Model Implementation Simulator Speed-up
Reference SPICE HSPICE 1
Macromodel SPICE PSPICE 10
Macromodel VHDL-AMS ICX Mentor 7
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macromodel is much more efﬁcient than the reference
model but it turns out to be slightly less efﬁcient than the
alternate SPICE implementation. We believe this is due to
the differences in the internal structure of simulators that
use different solvers and algorithms for the transient analy-
sis of circuits with nonlinear dynamic elements. Besides, in
this comparison, the optimisation of the implementation of
model equations for achieving the best results in terms of
model efﬁciency has not been addressed. In spite of this,
speed-up introduced by the VHDL-AMS implementation
of the macromodel is very good and VHDL-AMS still
offers the freedom of handling, within the same environ-
ment, both discrete-time and continuous-time events and
allows the direct description of macromodel equations
without any circuit interpretation required by a
SPICE-type simulator.
4.2 Example 2
The second modelled device is an idealised version of the
differential driver proposed in the work of Boni et al. [7],
which exploits a control mechanism to reduce the ﬂuctu-
ations of the common mode voltage vc around a reference
voltage (e.g. 1.25 V). Here, the mechanism is implemented
by the differential ampliﬁer and current mirrors of Fig. 13,
regulating the drain currents of MU and MD of Fig. 1. The
probe voltage Vp is obtained by a high resistance
(R ¼ 100 kV) voltage divider connected to the output term-
inals of Fig. 1. In this paper, both the output stage of Fig. 1
and the control circuit of Fig. 13 are implemented in
HSPICE and used as the reference model for Example 2.
Fig. 14 shows the static characteristic ^ ı1H (vd, vc) for this
device. According to the purpose of the control circuit, the
variations of this characteristic against vc are dominant, and,
since vc¼ (v1 þ v2)/2, the usual simpliﬁcation ^ ı1H(v1, v2) ¼
^ ı1H(v1) does not hold. The coefﬁcients of the linear part are
estimated as in Example 1, and their values are fa11H, a12H,
a21H, a22Hg ¼ f20.626, 20.063, 0.063, 0.626, 0.063g pF.
The obtained model is tested by a simulation problem
devised to highlight the differences introduced by the
control mechanism and to assess the accuracy of the pro-
posed model even for devices with enhanced features. The
test circuit consists of the example driver forced in HIGH
state and connected to a differential load composed of a
100 V resistor in series with an independent voltage
source. The voltage source produces a pulse with 0.5 V
amplitude and 100 ps transitions. The load current wave-
forms predicted by using the reference and the estimated
models in such a test circuit by means of HSPICE are
shown in Fig. 15. The good agreement of the curves con-
ﬁrms the ability of model (4) to describe differential
drivers with control mechanism and highlights the import-
ance of taking into account the dependence of the modelled
currents on both output voltages.
5 Conclusions
This paper proposes a systematic procedure for the beha-
vioural macromodelling of differential drivers for the
assessment of SI and EMC effects in Gbps digital communi-
cation links. The proposed macromodels are mathematical
relations reproducing the port behaviour of devices, thus
hiding their internal structure and protecting the intellectual
property of producers. They can be easily implemented in
any circuit and mixed-signal simulation environment as
SPICE-like subcircuits or via direct metalanguage code
descriptions like VHDL-AMS. Besides, they can be
included as external models within the widely adopted
IBIS descriptions of digital integrated circuits. The model-
ling procedure is applied to the characterisation of actual
devices, leading to macromodels that have been proven to
be accurate and efﬁcient enough for the simulation
problem at hand.
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Fig. 13 Control circuit for the Example driver 2
Fig. 14 Static characteristic ı ˆ1H(vd, vc) for Example 2 driver
forced in the HIGH logic state
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Fig. 15 Load current computed for the test circuit of Example 2
(see text)
Solid line: reference; dashed line macromodel.
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